How to tell verilator linter to not verify submodule?

I'm using verilator for linting my design with this commands :

verilator -lint-only -Wall top_design.v

But some submodule are not available (mainly because it template from FPGA constructor). Then I have these kind of errors :

%Error: efb.v:39: Cannot find file containing module: VHI
%Error: efb.v:41: Cannot find file containing module: BB
%Error: efb.v:43: Cannot find file containing module: BB
%Error: efb.v:45: Cannot find file containing module: VLO
%Error: efb.v:97: Cannot find file containing module: EFB
%Error: submod.v:163: Cannot find file containing module: OSCH

All submodules mentionned in these errors messages are templates for lattice machxo3 fpga.

Is there a solution to ask verilator to not care about these modules ?

Solution

According to official verilator forum, the only way to do it is to make «null module».

T flip-flop using dataflow model
Use if-generate structure to define two variations of a function, and call that function in the same tb
SystemVerilog inheritance, aggregated classes and parent function call
Verilog module instance named after different module type
String triple quotes not getting accepted by simulators
Verilog always @(posedge clk) dosent work
Testbench for writing to the file in Verilog
SystemVerilog not reading data correctly
How can I schedule multiple inputs into an instantiated SystemVerilog module?
Icarus Verilog Syntax error "I give up" for NAND gate
How to specify AUTO_TEMPLATE wild card for inputs and outputs separately?
localparam for case values with don't cares. Is 1'b? legal?
Verilog how does assign statement work with a conditional operator?
SystemVerilog parameter override unsigned
Icarus verilog dump memory array ($dumpvars)
Assign a SV port
How do I install GTKWave on Windows?
Missing data while shuffling
Register increments twice within a non blocking always
Can Verilog functions access variables declared outside the function block?
How can I calculate a generate loop control value from a module parameter?
Why is "Set as Top-Level Entity" grayed out in quartus?
How to fix [Common 17-1293] error in Xilinx Vivado?
How to initialize contents of inferred Block RAM (BRAM) in Verilog
'Illegal output or inout port' error when trying to simulate counter
Assignment to two different wires with a bit and its complement yields the same value
How to convert Signed Binary to Integer in Verilog?
Rounding down the absolute value of signed fixed point numbers in Verilog
Formal verification of state machine with SymbiYosys not giving expected results
Matrix Multiplication Testbench Yields Inconsistent Results