system-verilogmodelsimcadencequestasimsynopsys-vcs
Cadence IUS simulator options
What is the difference between -INcdir and +incdir+ options in NC simulator?
Below is the example command from the Makefile. As far as I know the testbench directories are included using -INcdir and the source code file directories are included using +incdir+ command
ncvlog -SV -INcdir ../include -INcdir ../src -64bit ../src/top.sv ../src/test.sv;
ncelab ncelab.log top +incdir+../../../sv/src +incdir+../../../sv/include
Please help me to understand the the significance of these options.
Solution
I agree with Tudor. They actually mean the same thing.
The +incdir+arg is replaced with ncvlog -incdir arg, the same way in which +define+arg is replaced with ncvlog -define arg.
It is referred to as "Plus" option translation in the Cadence NC-Verilog Simulator user guide.
- T flip-flop using dataflow model
- System Verilog: Biitwise coverage for multibit signal
- Use if-generate structure to define two variations of a function, and call that function in the same tb
- SystemVerilog inheritance, aggregated classes and parent function call
- String triple quotes not getting accepted by simulators
- Verilog always @(posedge clk) dosent work
- SystemVerilog not reading data correctly
- How can I schedule multiple inputs into an instantiated SystemVerilog module?
- How to access a slice with a dynamic value in SystemVerilog?
- SystemVerilog parameter override unsigned
- SystemVerilog When instantiating a module how can I connect an output to each wire of a multidimensional bus
- Assign a SV port
- Is it possible to tie ports high always high outside of top module?
- Undefined output in Ring FIFO simulation
- Does the following code contain a race condition?
- Why is "Set as Top-Level Entity" grayed out in quartus?
- Converting SystemVerilog Structs Into C/C++ Structs
- UVM enforce clocking block usage
- 'Illegal output or inout port' error when trying to simulate counter
- How to cast a macro using the streaming operator
- UVM: illegal combination of driver and procedural assignment warning
- Matrix Multiplication Testbench Yields Inconsistent Results
- Send transactions using test cases to random channels
- Continuous Assignment of Class Property
- No .vcd file found error, but I have used the $dump code
- Store constants in a file, use for module Instantiation in generate block
- Question about the behaviour of registers
- array of buffers in verilog
- Determine if a module in SystemVerilog is synthesizable
- Verilog: mapping an memory array