verilogsystem-verilogcadence
Cadence IUS simulator options
What is the difference between -INcdir and +incdir+ options in NC simulator?
Below is the example command from the Makefile. As far as I know the testbench directories are included using -INcdir and the source code file directories are included using +incdir+ command
ncvlog -SV -INcdir ../include -INcdir ../src -64bit ../src/top.sv ../src/test.sv;
ncelab ncelab.log top +incdir+../../../sv/src +incdir+../../../sv/include
Please help me to understand the the significance of these options.
Solution
I agree with Tudor. They actually mean the same thing.
The +incdir+arg is replaced with ncvlog -incdir arg, the same way in which +define+arg is replaced with ncvlog -define arg.
It is referred to as "Plus" option translation in the Cadence NC-Verilog Simulator user guide.
- verilog LRM 23.3.3.1 connecting output to output
- Bidirectional simulation of nmos/pmos in Verilog
- How to define an enum type and include it in multiple modules?
- Verilog parsing between logical and bitwise not (!/~)
- Empty statement in verilog that requires a semicolon?
- Cannot get yosys to infer BRAM
- Why the test bench module doesn't work as intended?
- Simulation error in modelsim ACTEL6.6d: Illegal output or inout port connection
- What is the reason for this error in ModelSim for my Verilog code? (string_literal.v(3): near ";": Syntax error.)
- Cadence IUS simulator options
- Usage of 'begin/end' in design modules
- How to fix this part-select error? Illegal operand for constant expression
- How to implement HDMI pass-through on XILINX FPGA (Artix-7)
- Find minimum in array of numbers using Verilog for Priority Queue implementation
- LED Sequence on Basys3 with Verilog
- Is it possible to create task within interface for specific modport?
- Formal verification of synchronous FIFO with failing SystemVerilog assertion
- Connecting output of 4-bit counter to Hex to 7-Seg decoder and creating testbench
- Weird Behavior of buffers in modelsim simulation
- Why the memory content is not read? - verilog digital system design
- I see undefined output sequences reading a memory in simulation
- Vivado behavioral simulation results differ on different PCs, but synthesis results are the same
- Binary - BCD convertor works in sim, but does not work on FPGA
- Does the SystemVerilog standard allows mixing with Verilog files?
- How to concatenate number (1'b1) and `define in a single statement
- Why am I not getting output after pass through design in testbench module driver and monitor?
- Implicit net-type declaration and `default_nettype
- Is there a way to condition on a type?
- Error (10170): HDL syntax errors in Quartus (HDL)
- Error opening .vcd file. No such file or directory