any available source codes for FPGA?

I'm new to FPGAs and I was wondering if there is any source of available designs for typical algorithms.

more specifically I'm looking for vector inner-product distance calculation or things like sorting and read and write of matrices.

I'm wondering if i need to start from scratch or I might be able to build up on previous works.

FYI, I've not yet decided on my chip or even language. I'd go with the one with more flexibility.

Solution

You might want to check out OpenCores, which has tons of synthesizable subsystems.

Bidirectional simulation of nmos/pmos in Verilog
How to define an enum type and include it in multiple modules?
Verilog parsing between logical and bitwise not (!/~)
Empty statement in verilog that requires a semicolon?
Cannot get yosys to infer BRAM
Why the test bench module doesn't work as intended?
Simulation error in modelsim ACTEL6.6d: Illegal output or inout port connection
What is the reason for this error in ModelSim for my Verilog code? (string_literal.v(3): near ";": Syntax error.)
Cadence IUS simulator options
Usage of 'begin/end' in design modules
How to fix this part-select error? Illegal operand for constant expression
How to implement HDMI pass-through on XILINX FPGA (Artix-7)
Find minimum in array of numbers using Verilog for Priority Queue implementation
LED Sequence on Basys3 with Verilog
Is it possible to create task within interface for specific modport?
Formal verification of synchronous FIFO with failing SystemVerilog assertion
Connecting output of 4-bit counter to Hex to 7-Seg decoder and creating testbench
Weird Behavior of buffers in modelsim simulation
Why the memory content is not read? - verilog digital system design
I see undefined output sequences reading a memory in simulation
Vivado behavioral simulation results differ on different PCs, but synthesis results are the same
Binary - BCD convertor works in sim, but does not work on FPGA
Does the SystemVerilog standard allows mixing with Verilog files?
How to concatenate number (1'b1) and `define in a single statement
Why am I not getting output after pass through design in testbench module driver and monitor?
Implicit net-type declaration and `default_nettype
Is there a way to condition on a type?
Error (10170): HDL syntax errors in Quartus (HDL)
Error opening .vcd file. No such file or directory
Ternary operation not working with unary operation