Why DCM doesn't work in Modelsim 10.3?
I tried to use Digital Clock Manager (DCM) and double the input clock. iSim (Xilinx simulation tool) gives the correct result, but in Modelsim the output clock is always zero.
I always compile the unisims folder (that consist of IBUFG, DCM and BUFG modules in xilinx software) in the library of my project in modelsim.
According to the Russel Answer I used Xilinx Core Generator. I want the frequency of CLKFX to be double of CLKIN. As you see in the following pictures, the results of iSim (Xilinx simulator) is correct, but in Modelsim CLKFX is always zero :
iSim results (Xilinx Simulator) :
Modelsim results :
If you think you're not setting up the DCM correctly, you need to read the documentation about DCMs and how they work. If you search for Xilinx Library Guide (+FPGA Name) you'll find all of the Primitives that are available in your device. Or you can look at the full list here:
If you're still having trouble after looking at all of your parameters, you can try using CoreGen to generate your DCM for you. CoreGen will ensure that you do not make any mistakes or instantiate something in an invalid configuration. The output of CoreGen is a .vhd file that you can drop into your modelsim project and simulate with that.
- Verilog module not being called
- Static vs. automatic tasks
- Xilinx Vivado 2023 IP block design issue: Unable to connect output of RTL module to AXI GPIO output that is connected to LED
- Why do I get a syntax error using the ternary operator with function calls?
- Constraint to randomize such a way that consecutive 2 bits are set to 1, other bits are 0 for 16-bit variable
- Verilog port mapping when a gate netlist module's vector ports instatantiated inside an rtl module have been split into each bit by P&R tool
- What is the best practice to handle invalid or illegal combinations of inputs in a verilog module?
- Verilog slice direction differs from VHDL
- Systemverilog/Verilog VCP2000 “Syntax error. Unexpected token: class[_IDENTIFIER].”
- Verilator, running simulator gives: Invalid argument
- How to compile and run a single verilog file with Questa?
- Use loop to access generated modules
- Parity checker in verilog only calculates a result once
- How to check signal drive strength?
- Variable scope verilog: Why does $display inside the task print the global variable sig and not the local variable sig that was declared within task
- Array of wire OR-reduction is wrong
- Random constraints on array of structure elements
- $dumpfile and $dumpvars not working in vscode. Error in terminal says requires SystemVerilog
- How to select bits in expression?
- D-type Flip Flop - Behavioral vs Gate-Level Modeling in Verilog, Timing of state transitions
- What's the best way to tell if a bus contains a single x in Verilog?
- Not getting the full Timing Report in Synthesis Report
- Reducing OR not working as expected when bit slicing in a loop
- SystemVerilog testbench: Making an array of logic with run-time determined width
- Modules compiling to 0 gates
- Why does blocking vs. non-blocking matter in this Verilog snippet?
- How can I schedule multiple inputs into an instantiated SystemVerilog module?
- How can I declare an output of a module to be a decimal number instead of a single bit?
- Parallel shift of 4-bits by 1 clock cycle, simulation of delay on Verilog
- T flip-flop using dataflow model