Why DCM doesn't work in Modelsim 10.3?
I tried to use Digital Clock Manager (DCM) and double the input clock. iSim (Xilinx simulation tool) gives the correct result, but in Modelsim the output clock is always zero.
I always compile the unisims folder (that consist of IBUFG, DCM and BUFG modules in xilinx software) in the library of my project in modelsim.
According to the Russel Answer I used Xilinx Core Generator. I want the frequency of CLKFX to be double of CLKIN. As you see in the following pictures, the results of iSim (Xilinx simulator) is correct, but in Modelsim CLKFX is always zero :
iSim results (Xilinx Simulator) :
Modelsim results :
If you think you're not setting up the DCM correctly, you need to read the documentation about DCMs and how they work. If you search for Xilinx Library Guide (+FPGA Name) you'll find all of the Primitives that are available in your device. Or you can look at the full list here:
If you're still having trouble after looking at all of your parameters, you can try using CoreGen to generate your DCM for you. CoreGen will ensure that you do not make any mistakes or instantiate something in an invalid configuration. The output of CoreGen is a .vhd file that you can drop into your modelsim project and simulate with that.
- How to define an enum type and include it in multiple modules?
- Verilog parsing between logical and bitwise not (!/~)
- Empty statement in verilog that requires a semicolon?
- Cannot get yosys to infer BRAM
- Why the test bench module doesn't work as intended?
- Simulation error in modelsim ACTEL6.6d: Illegal output or inout port connection
- What is the reason for this error in ModelSim for my Verilog code? (string_literal.v(3): near ";": Syntax error.)
- Cadence IUS simulator options
- Usage of 'begin/end' in design modules
- How to fix this part-select error? Illegal operand for constant expression
- How to implement HDMI pass-through on XILINX FPGA (Artix-7)
- Find minimum in array of numbers using Verilog for Priority Queue implementation
- LED Sequence on Basys3 with Verilog
- Is it possible to create task within interface for specific modport?
- Formal verification of synchronous FIFO with failing SystemVerilog assertion
- Connecting output of 4-bit counter to Hex to 7-Seg decoder and creating testbench
- Weird Behavior of buffers in modelsim simulation
- Why the memory content is not read? - verilog digital system design
- I see undefined output sequences reading a memory in simulation
- Vivado behavioral simulation results differ on different PCs, but synthesis results are the same
- Binary - BCD convertor works in sim, but does not work on FPGA
- Does the SystemVerilog standard allows mixing with Verilog files?
- How to concatenate number (1'b1) and `define in a single statement
- Why am I not getting output after pass through design in testbench module driver and monitor?
- Implicit net-type declaration and `default_nettype
- Is there a way to condition on a type?
- Error (10170): HDL syntax errors in Quartus (HDL)
- Error opening .vcd file. No such file or directory
- Ternary operation not working with unary operation
- Reading parameter array through VPI