Design an OR gate only using Demultiplexers

Show the OR gate operation by only using de-multiplexers. I know it is quite impractical implementation but these types of questions are being asked in placement tests.

https://i.sstatic.net/mQAZD.png

check out OR gate truth table if you want from the above link

Solution

here is or gate implementation using demux

take 1*2 demux : input as 1 selection input as A then at 0th output of the demux: Not(A.1) = ABar

similar way BBar will get from B.

now take another 1*4 demux: input as 1 selection inputs :- ABar & BBar

then at 0th output of the demux: Not(ABar.BBar.1) = A+B

SystemVerilog not reading data correctly
Register increments twice within a non blocking always
How to initialize coefficients of a large digital filter in Verilog?
How can I avoid glitches in behavioural vhdl code simulations?
Sending data from slow clock domain to fast
Why do we have to add a "clr" (clean input wire) while forming a T flip-flop in Verilog with Vivado?
Writing A'B'CD+ABC' using two inverters and 5 2:1 multiplexers
Continuous assignment with 0 delay not getting the expected value after a signal positive edge
Problem while implementing JK-Flip Flop in VHDL
Can somebody explain the reasoning behind decimal to binary conversion?
How can a connection between one gate input with mutiple outputs of other gates causes circuit memory?
iverilog error: syntax in assignment statement l-value
D FlipFlop sequence generator for the sequence 1101011 does not generate results
Design does not fit ispLEVER
always block with no sensitivity list - $display not executed
Net, which fans out, cannot be assigned more than one value
I am writing a SystemVerilog Testbench for a module that models a schematic, but don't know why transcript window saying no connection to port Y?
Converting six-bit binary number to it's corresponding two digit BCD number?
Where to place the SystemVerilog interfaces, and how to name the interfaces and the files
Verilog apply force to module output without changing internal state
"Warning C0007 : Architecture has unbound instances" issue!
How is the full adder's carry out term derived?
How do I drive a signal from 2 sources in system verilog
Ouput of adder module is always don't care [Verilog]
Systemverilog interfaces over hierarchical boundaries
VHDL Counter returning 'X', unknown value
Synchronous vs Asynchronous logic - SR-Flipflop
SystemVerilog register design race avoidance
Store a bitvector in flipflops instead of memory - Chisel
wrong values at adder output in verilog module