$readmemh syntax error for .mif file in Verilog HDL Intel Quartus Prime
I am trying to read a .mif file and this is the error I am getting -
Error (10170): Verilog HDL syntax error at sine3_test1.MIF near text: p. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
The error seems to be in first line. My MIF file has 8-bit data width and 256 words depth.
memory address = UNS (unisgned decimal)
memory data = hexadecimal
My source code is the following:
reg [7:0]memory[0:255];
begin
$readmemh("sine3_test1.MIF",memory);
end
I removed white spaces and added a few missing memory block numbers. Currently, I have it stored in my project folder (although not part of the Quartus project).
The format of the input file is incorrect for $readmemh. The $readmemh system task expects a file to just have numbers in hexadecimal format, not words like DEPTH, or address/data pairs like 0:78;.
You can not directly read the mif file using $readmemh. You need to create another file with just the data in it, like sine3_test1.hex:
78
7a
7d
Then use:
$readmemh("sine3_test1.hex", memory);
For the complete specification of the input file format, refer to IEEE Std 1800-2017, section 21.4 Loading memory array data from a file. The format does support address information, but it does not seem necessary in this case.
You could read the mif file using $fopen (and related functions) instead of $readmemh, but that would be a lot more work.
- How can I declare an output of a module to be a decimal number instead of a single bit?
- Parallel shift of 4-bits by 1 clock cycle, simulation of delay on Verilog
- T flip-flop using dataflow model
- Use if-generate structure to define two variations of a function, and call that function in the same tb
- SystemVerilog inheritance, aggregated classes and parent function call
- Verilog module instance named after different module type
- String triple quotes not getting accepted by simulators
- Verilog always @(posedge clk) dosent work
- Testbench for writing to the file in Verilog
- SystemVerilog not reading data correctly
- How can I schedule multiple inputs into an instantiated SystemVerilog module?
- Icarus Verilog Syntax error "I give up" for NAND gate
- How to specify AUTO_TEMPLATE wild card for inputs and outputs separately?
- localparam for case values with don't cares. Is 1'b? legal?
- Verilog how does assign statement work with a conditional operator?
- SystemVerilog parameter override unsigned
- Icarus verilog dump memory array ($dumpvars)
- Assign a SV port
- How do I install GTKWave on Windows?
- Missing data while shuffling
- Register increments twice within a non blocking always
- Can Verilog functions access variables declared outside the function block?
- How can I calculate a generate loop control value from a module parameter?
- Why is "Set as Top-Level Entity" grayed out in quartus?
- How to fix [Common 17-1293] error in Xilinx Vivado?
- How to initialize contents of inferred Block RAM (BRAM) in Verilog
- 'Illegal output or inout port' error when trying to simulate counter
- Assignment to two different wires with a bit and its complement yields the same value
- How to convert Signed Binary to Integer in Verilog?
- Rounding down the absolute value of signed fixed point numbers in Verilog