How to launch Xilinx ISE Web Pack under Ubuntu?

I've downloaded and successfully installed Xilinx ISE Web Pack 14.4 on Ubuntu 12.10 although I'm unable to launch it.

Solution

Well: it's UNIX, so there are multiple ways to do it.

One of them is this

Some preparations (needed only once)

$ cd .../14.4/ISE_DS
$ chmod u+x *.csh *.sh

Execute the correct settings script you can find in the root of the installation
```
$ /path_to_the_installation_dir/14.4/ISE_DS/settings64.sh
```
For a none cshell system with 64 bits.

Run a Xilinx tool

$ /path_to_the_installation_dir/14.4/ISE_DS/ISE/bin/lin64/ise
$ /path_to_the_installation_dir/14.4/ISE_DS/ISE/bin/lin64/coregen
$ /path_to_the_installation_dir/14.4/ISE_DS/EDK/bin/lin64/xps
$ /path_to_the_installation_dir/14.4/ISE_DS/EDK/bin/lin64/xsdk

If you want a better system I advise you to take a look at the TCL version of the Modules tool.

How to setup your Unix environment to point to the correct licenses can be found in installation document of Xilinx.

Why am I not able to write to/read from custom AXI lite peripheral's registers
Where to force xilinx ISE to use block-rams?
SystemVerilog inheritance, aggregated classes and parent function call
When should I use a function over a procedure?
How to program Lattice iCE40 ultra with a microcontroller
How to test PS/2 device
VHDL Hierarchical Reference within/to Generate Statement(s)
Is it possible to tie ports high always high outside of top module?
Vivado Error: [DRC MDRV-1] Multiple Driver Nets
How to initialize contents of inferred Block RAM (BRAM) in Verilog
PCIe BAR access
IO placement is infeasible error in Vivado
Verilog module always going to default case when assigning value to input
Can SYSCLK be included in FPGA Xilinx vivado testbenches?
Quartus-FPGA: Disable Path Optimization
VHDL 10^x LUT With-Select
How to initialize coefficients of a large digital filter in Verilog?
Yosys optimizes away ring oscillator on ice40 FPGA
how to add python in xilinx vitis
Determine if a module in SystemVerilog is synthesizable
Verilog: mapping an memory array
pci_enable_device() fails after remove/rescan
Is it possible to restrict UDP packets being sent to an FPGA to a single host?
Module that converts ASCII to 7-segment display using FPGA
Should my PC recognize my Arty A7-100T FPGA?
VHDL: using rising_edge with normal signals
How many additions operation can be performed instead of single multiplication in FPGA?
FPGA Fancy flowing light, digital tube display?
What is "strictly control signal" and Why is its input unconstrained?
How do I represent large delays in Verilog?