Formal verification with Chisel

Is it possible to do formal verification with Chisel3 HDL language? If yes, is there an open-source software to do that ? I know that we can do verilog formal verification with Yosys, but with chisel ?

Solution

formal verification is now integrated under chiseltest official test library.

How can I declare an output of a module to be a decimal number instead of a single bit?
Parallel shift of 4-bits by 1 clock cycle, simulation of delay on Verilog
How can I schedule multiple inputs into an instantiated SystemVerilog module?
Elegant Way To Compress If/Elsif Statements into Single For Loop Statement in VHDL
Why is "Set as Top-Level Entity" grayed out in quartus?
sel[1] and sel[2] have different bus widths error when trying to build and 8 way demux using the nand2tetris HDL
Verilog testbench code using gEDA and iVerilog
What is the difference between == and === in Verilog?
Full Adder output always set to X
Verilog state machine state/next_state style
Dealing with arrays in HDL
Why does my code keep triggering the default condition in case statement?
HDLBits Dff8p - Reset not working when using a generate loop
XXX on output ports
Writing a counter to approximate a fraction with minimal error
SystemVerilog array of interfaces with unique parameters
Verilog/SystemVerilog: "constant" function is considered non-constant
Whether the execution order is guaranteed when the statements in fork join_any and the statements following them are executed at the same time
4 bit adder-subtractor in verilog
Assignment error: "Cannot assign to array"
'case item is unreachable' in Vivado synthesis process
Using Chisel Submodule within another Module: Cannot assign variables to the io input
if-else condition for custom libraries in VHDL
VHDL when running ghdl -r my testbench is getting stuck after passing two values
Parity checker in verilog only calculates a result once
Why does the Inferred Latch error occur during the synthesis process?
What is the nondeterminism in Verilog and simulator? Can control flow switch back and forth between multiple events at a time-step?
Vivado verilog 1 LUT cells form a combinatorial loop
Difference between combinatoric signal dependant on clocked signal vs. registering it
What happens when multiple variables in Verilog's always block's sensitive list change at the same time-step?