How to count time in chisel with iotesters?

Is there a way to get the step value in iotesters ? Currently I'm using a var counter but I'm sure there is a better way :

class MyTest (dut: MyModule) extends PeekPokeTester(dut) {
  var timeCounter = 0
  for(i <- 0 to 10) {
    step(1)
    timeCounter = timeCounter + 1
  }
  println("Step value is " + timeCounter)

Is there a getStepValue() like function to get that ?

Solution

You can get this using the (presently undocumented) method t.

There's an internal var simTime that is tracking time. This is automatically incremented on a step (just like how you're doing it). The method t lets you query the query its value.

How to implement clock into Program Counter?
Parity checker in verilog only calculates a result once
Sub bus of an internal node may not be used. Nand2tetris hdl error while making the RAM8 chip in project3
Random constraints on array of structure elements
How can I schedule multiple inputs into an instantiated SystemVerilog module?
How can I declare an output of a module to be a decimal number instead of a single bit?
Parallel shift of 4-bits by 1 clock cycle, simulation of delay on Verilog
Elegant Way To Compress If/Elsif Statements into Single For Loop Statement in VHDL
Why is "Set as Top-Level Entity" grayed out in quartus?
sel[1] and sel[2] have different bus widths error when trying to build and 8 way demux using the nand2tetris HDL
Verilog testbench code using gEDA and iVerilog
How do I represent large delays in Verilog?
What is the difference between == and === in Verilog?
Full Adder output always set to X
Verilog state machine state/next_state style
Dealing with arrays in HDL
Why does my code keep triggering the default condition in case statement?
HDLBits Dff8p - Reset not working when using a generate loop
XXX on output ports
Writing a counter to approximate a fraction with minimal error
SystemVerilog array of interfaces with unique parameters
Verilog/SystemVerilog: "constant" function is considered non-constant
Whether the execution order is guaranteed when the statements in fork join_any and the statements following them are executed at the same time
4 bit adder-subtractor in verilog
Assignment error: "Cannot assign to array"
'case item is unreachable' in Vivado synthesis process
Using Chisel Submodule within another Module: Cannot assign variables to the io input
if-else condition for custom libraries in VHDL
VHDL when running ghdl -r my testbench is getting stuck after passing two values
Why does the Inferred Latch error occur during the synthesis process?