verilog hardware system-verilog iverilog icarus

SystemVerilog support of icarus (iverilog compiler)

I am using iverilog on a Mac, and I have problem compiling some codes that include always_ff and always_comb blocks. ModelSim compiles those codes without any problem. Is it possible to configure iverilog so as to support always_ff and always_comb blocks, or they are just not supported by the compiler?

Solution

always_comb, always_latch and always_ff are some of the keywords that were introduced in the SystemVerilog IEEE Std 1800-2012. They are not part of the Verilog IEEE Std 1364-2005, which is what the Icarus Verilog compiler supports.

I am not aware of any free SystemVerilog simulators. However, you can always simulate and synthesize your SystemVerilog design using EDA Playground.

Bidirectional simulation of nmos/pmos in Verilog
How to define an enum type and include it in multiple modules?
Verilog parsing between logical and bitwise not (!/~)
Empty statement in verilog that requires a semicolon?
Cannot get yosys to infer BRAM
Why the test bench module doesn't work as intended?
Simulation error in modelsim ACTEL6.6d: Illegal output or inout port connection
What is the reason for this error in ModelSim for my Verilog code? (string_literal.v(3): near ";": Syntax error.)
Cadence IUS simulator options
Usage of 'begin/end' in design modules
How to fix this part-select error? Illegal operand for constant expression
How to implement HDMI pass-through on XILINX FPGA (Artix-7)
Find minimum in array of numbers using Verilog for Priority Queue implementation
LED Sequence on Basys3 with Verilog
Is it possible to create task within interface for specific modport?
Formal verification of synchronous FIFO with failing SystemVerilog assertion
Connecting output of 4-bit counter to Hex to 7-Seg decoder and creating testbench
Weird Behavior of buffers in modelsim simulation
Why the memory content is not read? - verilog digital system design
I see undefined output sequences reading a memory in simulation
Vivado behavioral simulation results differ on different PCs, but synthesis results are the same
Binary - BCD convertor works in sim, but does not work on FPGA
Does the SystemVerilog standard allows mixing with Verilog files?
How to concatenate number (1'b1) and `define in a single statement
Why am I not getting output after pass through design in testbench module driver and monitor?
Implicit net-type declaration and `default_nettype
Is there a way to condition on a type?
Error (10170): HDL syntax errors in Quartus (HDL)
Error opening .vcd file. No such file or directory
Ternary operation not working with unary operation