Xilinx ISE with ModelSim SE Linux configuration

Can somebody tell me how I can configure Xilinx ISE with ModelSim on linux? As ModelSIM only comes for windows but is there a way to do configuration in Linux (using wine etc)?

Solution

I found this workaround: http://groups.google.com/forum/#!topic/modelsim-pe-student-edition/460FWEI9NBk

Seems like it's a lot of work to use Modelsim, but if you really don't like Xilinx ISE simulator it might be worth it.

How to implement HDMI pass-through on XILINX FPGA (Artix-7)
Petalinux 2021.1 doesn't recognize the machine name for ZCU106
NEC Infrared Transmission Protocol in C lanc on Xilinx
Armv7 MMU on the ZYNQ-7000 not starting the virtualization
Xilinx Vivado 2023 IP block design issue: Unable to connect output of RTL module to AXI GPIO output that is connected to LED
Where to force xilinx ISE to use block-rams?
Is CRC Calculation Faster on Xilinx Alveo U280 FPGA Using a Custom Algorithm or a Lookup Table?
How to implement pipelined floating point accumulation in II=1 in Vitis/Vivado HLS?
Timing simulation in Vivado giving an error
Is it possible to tie ports high always high outside of top module?
How to fix [Common 17-1293] error in Xilinx Vivado?
How to initialize contents of inferred Block RAM (BRAM) in Verilog
Implementing hardware that divides an 8 bit number by 3 (11) in binary
Can SYSCLK be included in FPGA Xilinx vivado testbenches?
Isim not running
how to add python in xilinx vitis
Timing closure problems in FIFO
Xilinx Vivado schematic for if else statements
difference between Xilinx solarflare scaleout onlod, solarflare onload, and solarflare TCPDirect?
Inferring a True Dual Port RAM (Xilinx and Intel compatible) in Verilog
'case item is unreachable' in Vivado synthesis process
Why does the Inferred Latch error occur during the synthesis process?
What is the granularity of the AXI-ACE protocol?
Restricting Verilog parameters
Vitis HLS Pointer to Pointer is not supported for variable when initializing struct array
Vitis PetaLinux build cant fetch required files while building an application project
Address of a struct used to set MSI Base address, how does it work? (in Xilinx PCIe RC driver)
How To Convert .bit file to .bin
of_node_name_eq for device tree node label
using xilinx cores in modelsim via .do file