hdl Examples and Free Source Code

Illegal reference to net data in my inout datatype...

verilog hdl

Code to generate a periodic waveform always shows output as 0...

verilog hdl

What happens if I dont specify the size and base format for unknown state?...

verilog system-verilog hdl

What is "first node name can be top of a hierarchy in Verilog" mean?...

verilog system-verilog hdl

Verilog Latch in always@(posedge clk)...

verilog hdl

Check if a signal is active for 100 clock ticks?...

verilog hdl

Need help in converting verilog module without input & output ports into synthesizable. Because ...

image verilog system-verilog xilinx hdl

Iterating over struct members, SystemVerilog...

verilog system-verilog hdl register-transfer-level

Why am I getting parse error in reg declaration?...

compiler-errors verilog hdl icarus

Unable to compile Micron's DDR3 memory model in Modelsim...

verilog fpga hdl modelsim

Why would a non-blocking assignment like this cause the process to re-enter？...

verilog simulation hdl

Cannot find why value doesn't jump to expectation in the right time...

verilog system-verilog hdl

Verify Parameters in Verilog...

verilog hdl xilinx-ise

Verilog execution order...

verilog hdl

Count number of ones in array...

verilog system-verilog hdl

Verilog: differences between if statement and case statement...

verilog system-verilog hdl

Use of $writememh in for loop...

verilog hdl modelsim

How to get access to Xilinx FPGA temperature in hdl code?...

fpga xilinx hdl vivado

Verilog Error - Quartus II - Loop Must terminate within X iterations...

verilog system-verilog hdl

My code does not move onto the next state even when the conditions are true...

verilog system-verilog hardware fpga hdl

localparameters to make code generic to support different data widths...

verilog system-verilog fpga hdl

Nand2Tetris-project5, Error: No such built-in chip used: RAM16K...

hdl nand2tetris

How to implement clock into Program Counter?...

hdl

Verilog always block properties - sequential vs. combinatorial...

verilog hdl

How to connect a modport interface to a module that wasn't originally declared using the modport...

verilog system-verilog fpga hdl vivado

In Verilog, is begin-end block really sequential ? Stratified event queue model doesn't include ...

verilog system-verilog hdl

ModelSim Simulation Stops Earlier than Expected...

verilog hdl modelsim quartus

How is the HDL simulation timeout specified when using OpenCPI?...

simulation hdl

Is the array part select +: with variable start synthesizable by Vivado?...

verilog system-verilog fpga hdl vivado

VHDL: big slv array slicing indexed by integer (big mux)...

vhdl fpga xilinx hdl