Is this a Ghdl/gtkwave bug?

I'm using ghdl+gtkwave for studying, on Windows 7. I run simulations by calling some shell in a .bat file, usually when I got some sintax error, i see the messagges in dos window, but in some case that I didn't understand, there are no errors but gtkwave doesn't runs.

Is this a bug?

Solution

GHDL is not interactive (unlike modelsim).

So your problem may be that your simulator (compiled code simulator built by GHDL) exhibits combinatorial loops that do not stabilize : then such a (compiled) event-driven simulator will not increment (physical) time at some point (just delta delays will be added).

That could explain why gtkwave does not start : the simulation never ends up.

So the problem may reside in your VHDL code itself. You should try to probe/report the actual simulation time, to see if my hypothesis is correct w.r.t your problem : if time does not increase, then you hit the aforementioned combinatorial loop problem.

JCLL

Can an embedded configuration be used for an instance inside a generate?
Weak 'H', Pullup on inout bidirectional signal in simulation
VHDL Coding .. conversion from integer to bit_vector
Viterbi Decoder VHDL project
Timing simulation in Vivado giving an error
When should I use a function over a procedure?
VHDL-2008 to_01 conversion
Uninitialized signal value for unknown reason
Representing 2 binary digits in hex for vhdl
Convert enum type to std_logic_vector VHDL
Synthesis ERROR: [Synth 8-27] else clause after check for clock not supported
Simulation Time in Concurrent VHDL Procedures
VHDL when else interpretation
Finding source of PS2 keyboard delay
Elegant Way To Compress If/Elsif Statements into Single For Loop Statement in VHDL
VHDL Hierarchical Reference within/to Generate Statement(s)
How do I install GTKWave on Windows?
In VHDL, I have an error when slicing an unsigned result
How to get real type ratio between two time values?
Vivado Error: [DRC MDRV-1] Multiple Driver Nets
How do i add a "for" loop in VHDL
Need clarification on VHDL expressions involving std_logic_vector, unsigned and literals, unsure about compiler interpretation
Binary Coded Decimal Counter in VHDL
VHDL initialize signed of variable length to maximum value
My VHDL ALU code fails to output the result of addition, but outputs the result of subtraction just fine?
Simulation of a register and an incrementer with VHDL
Addition of one 4-bit and one 3-bit inputs in VHDL
calculate (and validate) ethernet FCS (crc32) in vhdl
VHDL 10^x LUT With-Select
How can I avoid glitches in behavioural vhdl code simulations?