What does this C value mean?
I am working on a university assignment where I have to do different calculations based on the value of a Signal. If C has the value 00 ,I have to return the sum of a and b and also OVF must be 1 if overflow happened.
The code was really basic :
temp <= ('0'&a)+('0'&b);
Result <= temp(3 downto 0);
OVF <= temp(4);
Yet ,I somehow did something wrong .My issue is that vivado keeps showing me a value called C instead of the actual value of the vector. What does C mean? It's not included in any of the slides of the class.
You can better understand some signal values in Vivado simulator if they display in a different radix format than the default, for instance, binary values instead of hexadecimal values.
AFAIK, the default radix in Vivado simulator is Hexadecimal unless you override the radix for a specific object. Supported radix values in Vivado Simulator are as following:
- Binary,
- Hexadecimal,
- Octal,
- ASCII,
- Signed and Unsigned decimal.
Therefore I think, here the C value indicates hexadecimal value.
- Vivado VHDL: attribute 'stable not implemented
- What is the utility of a "clock'event" if the sensitivity list has a single signal and is tested at 1?
- Why am I not able to write to/read from custom AXI lite peripheral's registers
- Verilog slice direction differs from VHDL
- My counter "4-digit BCD Counter" does not work well!
- With the MESI protocol, a write hit also stalls the processor, right?
- Compiling VHDL file with ```ghdl -a``` encountered error ```ghdl:error: installation problem: ghdl1-llvm not found```
- VHDL if statement precedence
- Generate read-address and write address for zig-zag scan of NxN matrix
- Where to force xilinx ISE to use block-rams?
- FPGA efficient (a)synchronous resets
- Can an embedded configuration be used for an instance inside a generate?
- Weak 'H', Pullup on inout bidirectional signal in simulation
- VHDL Coding .. conversion from integer to bit_vector
- Viterbi Decoder VHDL project
- Timing simulation in Vivado giving an error
- When should I use a function over a procedure?
- VHDL-2008 to_01 conversion
- Uninitialized signal value for unknown reason
- Representing 2 binary digits in hex for vhdl
- Convert enum type to std_logic_vector VHDL
- Synthesis ERROR: [Synth 8-27] else clause after check for clock not supported
- Simulation Time in Concurrent VHDL Procedures
- VHDL when else interpretation
- Finding source of PS2 keyboard delay
- Elegant Way To Compress If/Elsif Statements into Single For Loop Statement in VHDL
- VHDL Hierarchical Reference within/to Generate Statement(s)
- How do I install GTKWave on Windows?
- In VHDL, I have an error when slicing an unsigned result
- How to get real type ratio between two time values?