Quartus isn't displaying Correctly
so , please look to the images attached , I downloaded Quartus with all its packages and reinstall it many times and still have that strange shape where the text is so small and also the gates are so small and also the wave drawn is so weird ,I tried to change the font from inside the program itself , it didn't work , also I changed the monitor resolution from 4K to 1080 , it didn't work also , anyone knows why why Quartus isn't displaying correctly. any help ?
I solved it using this method : go to your Quartus icon on desktop , click right on it , choose properties. a window will appear , from the taps above , click on Compatibility. from the buttons below ,click on 'Change high DPI settings'. a window will appear , check mark on a box named 'override high DPI scaling behavior' and from the drop down list below it , click it and choose either 'System' or 'System (enhanced)'. this worked for me , I don't know of there are any other solutions or not. I think this makes the system controls the display of the application and prevent the application from controlling its display by itself.
- Why is "Set as Top-Level Entity" grayed out in quartus?
- Verilog module always going to default case when assigning value to input
- Quartus-FPGA: Disable Path Optimization
- Quartus isn't displaying Correctly
- Error (10170): Verilog HDL syntax error (59) near text: "posedge"; expecting an operand
- Compilation error in Quartus for Verilog language
- Analyzing synchronizer MTBF in Quartus
- Why is Modelsim displaying "Error: MIF contains illegal character" when I try to simulate?
- always_comb construct does not infer purely combinational logic
- How to fix libXft.so.2: cannot open shared object file when simulating hardware in Quartus 20.1 running on Pop_OS 20.04
- Control signal with two buttons
- When I simulate my counter in Modelsim, the outputs are undefined
- Using a macro gives errors, but putting macro text in explicitly does work
- libpng12.so.0: cannot open shared object file: wrong ELF class: ELFCLASS64
- 7-segment display with hex output
- Declaration error at define_state.h: identifier is already declared in the present scope
- Attempting to make a signal high for 5 clock cycles and then remain low
- The RTL viewer in Quartus is omitting redundant gates
- Reset a simple counter
- Why is there a difference in output when using Event Control Statement and Delay statement for a simple D Flipflop?
- VHDL Error(10482) object std_logic_vector is used but not declared
- On left-hand side of assignment must have a variable data type
- $readmemh syntax error for .mif file in Verilog HDL Intel Quartus Prime
- Verilog issue with case/always statement
- Why is my 8-bit counter stuck at 0 or 255?
- Fatal: (vsim-3807) Types do not match between component and entity for port "out1" Without Identifiable Cause
- How do I concatenate parameters and integers?
- Output 'X' instead of '1' or '0' in VHDL
- "Serial Loader Device is missing" during Convert Programming File with Quartus Prime
- ModelSim Simulation Stops Earlier than Expected