VHDL subtraction calculation
How does VHDL do a subtraction calculation? Does it do the two's complement? For a 2bit subtractor, I was showed to use vectors for i/o but it would require 3 input pins/switches to be able to test the out. (Downloading to DE0 Nano Board). So I tried to use the integer values:
entity TwoBitSubtractor is port(
x,y : in integer range 0 to 3;
result : out integer range -3 to 3);
end TwoBitSubtractor;
architecture gates of TwoBitSubtractor is
begin
result <= x - y;
end gates;
It compiled successfully but some of the outputs in the board confuses me. For example: 01 - 10 = 100
Here is a ss of the DE0 nano board
For a -1 wouldn't it be a 111 instead?
DE0 nanoboard specs http://www.ti.com/lit/ug/tidu737/tidu737.pdf
You are calculating with integer signals, but you can set IO pins only with type std_logic or a bunch of them using std_logic_vector. So somewhere in your top entity, which you haven't shown us, there's a conversion between integer and std_logic(_vector). There is no implicit functionality, you have to cast to signed or unsigned datatype, look here(Duolos VHDL designer guide) for conversion functions.
I guess you are using unsigned values, try to use signed in Top level entity. Same is for the inputs, you can't specify an integer with "01" or "10", only with literals like 0, 1, 2, 3.
- Vivado VHDL: attribute 'stable not implemented
- What is the utility of a "clock'event" if the sensitivity list has a single signal and is tested at 1?
- Why am I not able to write to/read from custom AXI lite peripheral's registers
- Verilog slice direction differs from VHDL
- My counter "4-digit BCD Counter" does not work well!
- With the MESI protocol, a write hit also stalls the processor, right?
- Compiling VHDL file with ```ghdl -a``` encountered error ```ghdl:error: installation problem: ghdl1-llvm not found```
- VHDL if statement precedence
- Generate read-address and write address for zig-zag scan of NxN matrix
- Where to force xilinx ISE to use block-rams?
- FPGA efficient (a)synchronous resets
- Can an embedded configuration be used for an instance inside a generate?
- Weak 'H', Pullup on inout bidirectional signal in simulation
- VHDL Coding .. conversion from integer to bit_vector
- Viterbi Decoder VHDL project
- Timing simulation in Vivado giving an error
- When should I use a function over a procedure?
- VHDL-2008 to_01 conversion
- Uninitialized signal value for unknown reason
- Representing 2 binary digits in hex for vhdl
- Convert enum type to std_logic_vector VHDL
- Synthesis ERROR: [Synth 8-27] else clause after check for clock not supported
- Simulation Time in Concurrent VHDL Procedures
- VHDL when else interpretation
- Finding source of PS2 keyboard delay
- Elegant Way To Compress If/Elsif Statements into Single For Loop Statement in VHDL
- VHDL Hierarchical Reference within/to Generate Statement(s)
- How do I install GTKWave on Windows?
- In VHDL, I have an error when slicing an unsigned result
- How to get real type ratio between two time values?