How do I measure time between two markers in gtkwave?
I am simulating my verilog design using iverilog and dump the output to an fst file. I am then using gtkwave to view the waveform. gtkwave allows me to add a number of markers. How do I then measure the delta between any two markers. I read through the gtkwave manual, and it talks about the Toggle Delta-Frequency option as
Toggle Delta-Frequency
allows you to switch between the delta time and frequency display in the upper right corner of the main window when measuring distances between markers. Default behavior is that the delta time is displayed.
However I do not see any delta value being displayed in my waveform window.
Am I missing some option here?
I am on Windows running gtkwave under cygwin.
It's not for the named markers, but is for the primary vs baseline one. Measure using the red (left mousebutton) marker vs the white one (middle). Clicking the middle mouse button toggles the white marker on and off. You'll see the Marker: time change from a numeric value to something like B+/- a value.
-Tony
- How can I declare an output of a module to be a decimal number instead of a single bit?
- Parallel shift of 4-bits by 1 clock cycle, simulation of delay on Verilog
- T flip-flop using dataflow model
- Use if-generate structure to define two variations of a function, and call that function in the same tb
- SystemVerilog inheritance, aggregated classes and parent function call
- Verilog module instance named after different module type
- String triple quotes not getting accepted by simulators
- Verilog always @(posedge clk) dosent work
- Testbench for writing to the file in Verilog
- SystemVerilog not reading data correctly
- How can I schedule multiple inputs into an instantiated SystemVerilog module?
- Icarus Verilog Syntax error "I give up" for NAND gate
- How to specify AUTO_TEMPLATE wild card for inputs and outputs separately?
- localparam for case values with don't cares. Is 1'b? legal?
- Verilog how does assign statement work with a conditional operator?
- SystemVerilog parameter override unsigned
- Icarus verilog dump memory array ($dumpvars)
- Assign a SV port
- How do I install GTKWave on Windows?
- Missing data while shuffling
- Register increments twice within a non blocking always
- Can Verilog functions access variables declared outside the function block?
- How can I calculate a generate loop control value from a module parameter?
- Why is "Set as Top-Level Entity" grayed out in quartus?
- How to fix [Common 17-1293] error in Xilinx Vivado?
- How to initialize contents of inferred Block RAM (BRAM) in Verilog
- 'Illegal output or inout port' error when trying to simulate counter
- Assignment to two different wires with a bit and its complement yields the same value
- How to convert Signed Binary to Integer in Verilog?
- Rounding down the absolute value of signed fixed point numbers in Verilog