full adder with two half adder in quartus ii

I am new in quartus. one of my home work was to implement a full adder with two half adder in quartus. now I created half adder but I don't know how to use it in other schematic file to implement full adder. thanks.

Solution

You have to export your half adder to a .bdf file (File > Create/Update > Create Symbol Files for Current File) and then use it as a symbol (i.e. just like other gates) in another schematic files.

Array of wire OR-reduction is wrong
Modules compiling to 0 gates
Why is "Set as Top-Level Entity" grayed out in quartus?
Verilog module always going to default case when assigning value to input
Quartus-FPGA: Disable Path Optimization
Quartus isn't displaying Correctly
Error (10170): Verilog HDL syntax error (59) near text: "posedge"; expecting an operand
Compilation error in Quartus for Verilog language
Analyzing synchronizer MTBF in Quartus
Why is Modelsim displaying "Error: MIF contains illegal character" when I try to simulate?
always_comb construct does not infer purely combinational logic
How to fix libXft.so.2: cannot open shared object file when simulating hardware in Quartus 20.1 running on Pop_OS 20.04
Control signal with two buttons
When I simulate my counter in Modelsim, the outputs are undefined
Using a macro gives errors, but putting macro text in explicitly does work
libpng12.so.0: cannot open shared object file: wrong ELF class: ELFCLASS64
7-segment display with hex output
Declaration error at define_state.h: identifier is already declared in the present scope
Attempting to make a signal high for 5 clock cycles and then remain low
The RTL viewer in Quartus is omitting redundant gates
Reset a simple counter
Why is there a difference in output when using Event Control Statement and Delay statement for a simple D Flipflop?
VHDL Error(10482) object std_logic_vector is used but not declared
On left-hand side of assignment must have a variable data type
$readmemh syntax error for .mif file in Verilog HDL Intel Quartus Prime
Verilog issue with case/always statement
Why is my 8-bit counter stuck at 0 or 255?
Fatal: (vsim-3807) Types do not match between component and entity for port "out1" Without Identifiable Cause
How do I concatenate parameters and integers?
Output 'X' instead of '1' or '0' in VHDL