Quartus D Flip Flop with asynchronous reset

I need a DFF with asynchronous reset in my diagram. Does quartus have it? If not, how can I implement it?

Solution

Well, I am very new to quartus and that's why I didn't know it. But I post the answer for people similar to me: Use LPM_DFF and the aclr port will be your active high asynchronous reset.

D-type Flip Flop - Behavioral vs Gate-Level Modeling in Verilog, Timing of state transitions
T flip-flop using dataflow model
HDLBits Dff8p - Reset not working when using a generate loop
Flip Flop JK always returns X
Why do we have to add a "clr" (clean input wire) while forming a T flip-flop in Verilog with Vivado?
SystemVerilog Sequential Circuits Coding Style
How to correct this error "Illegal reference to net q"?
Number of flip flops generated in Verilog code
FSM Mealy Machine Sequence Detector. How to use multiple flip flops?
D-latch time diagram with preset and clear?
How to simplify sequential logic design by eliminating nested if-else statements
If the PC register is simultaneously read and written, does its read data contain the previous data or the newly-written data?
How to make 4 bit ring counter with 4 flip flops?
Is it possible to implement RS flip flop truth table in Python?
Wrong output while modelling JK FF: output is x
JK Flip-flop using D Flip-flop and gate level simulation does not stop
Shift Register Design using Structural Verilog outputs X
the simulation output of my JK Flip-Flop just get nothing changed
What does "Illegal reference to net error" mean?
DFF in verilog with a delay
No output from a pattern matching module
Quartus D Flip Flop with asynchronous reset
How can I extract some data out of the middle of a noisy file using Perl 6?
Need help to figure out how the CLB of a FPGA is built (on this drawing)
Why do incomplete if statements create latches during synthesis in VHDL?
Register type variable gives error : unknown type
Why do verilog tutorials commonly make reset asynchronous?
What book should I refer for flip flop timing diagram for VLSI (for such question given below)?
Difference between D Latch Schematic and D Flip Flop Schematic
shift register using dff verilog