Search code examples
I'm trying to make a UART, but the data is transferred to the z position if data is transferred ...


veriloguart

Read More
Compilation error in Quartus for Verilog language...


verilogsystem-verilogquartus

Read More
How to pass value to `define N...


verilogiverilog

Read More
Parallel execution of module under always block...


verilog

Read More
Helper function to define string results?...


verilog

Read More
Verilog: How to instantiate a module...


verilogsystem-verilog

Read More
Signal gating differences between simulators and architecture...


verilogsimulationsystem-verilog

Read More
Preventing argument substitution in Systemverilog text replacement macro...


verilogsystem-verilog

Read More
Building a vector starting with 1 and followed by zeros using vector concatenation and replication...


verilog

Read More
Why does my code keep triggering the default condition in case statement?...


caseveriloghdl

Read More
Define constant from expression...


verilog

Read More
HDLBits Dff8p - Reset not working when using a generate loop...


veriloghdlflip-flop

Read More
Booth encode not working, simulation included...


verilogsystem-verilogmodelsim

Read More
What is the point of a "plain" begin-end block?...


verilogsystem-verilog

Read More
How to normalize the sum of two IEEE754 single precision numbers?...


floating-pointverilogsystem-verilogieee-754twos-complement

Read More
XXX on output ports...


veriloghdlxilinx-ise

Read More
Writing a counter to approximate a fraction with minimal error...


veriloghdlvga

Read More
SystemVerilog FSM enum states...


verilogsystem-verilogregister-transfer-level

Read More
Can the power operator ** be used with arbitrarily large operands?...


verilogsystem-verilog

Read More
How can I enable data transfer through physical contact in FPGAs?...


verilogfpga

Read More
Concatenate arrays of bytes into one array...


verilogsystem-verilog

Read More
Understanding the SB_IO primitive in Lattice ICE40...


verilogfpgalatticeyosysice40

Read More
Design Ones Counter Using Structural Level Modeling...


verilogcounterclockbit-shiftsynchronous

Read More
carry look ahead adder verilog...


verilogvivado

Read More
SystemVerilog array of interfaces with unique parameters...


verilogsystem-veriloghdl

Read More
When designing digital circuits, which is more power efficient, an if-statement or a multiplication ...


verilogsynthesis

Read More
Using right parenthesis still causes Verilog compiler to complain about expecting a right parenthesi...


verilogsystem-verilog

Read More
HDLBits DFFs and Gates...


verilog

Read More
Assertion in verilog...


verilogsimulationassert

Read More
Analyzing synchronizer MTBF in Quartus...


verilogfpgaquartusintel-fpga

Read More
BackNext