Vexriscv - implement ram as block ram...

combine logical expression for StaticMemeoryTranslatorPlugin used in VexRiscv...

Is it possible to convert from Bits to SpinalEnum?...

How can I make a ternary condition in SpinalHDL?...

Giving User-Defined properties for a signal...

How to connect a Flow to a Stream in SpinalHDL...