verilog- assign statement reg to output variable not being assigned...

How to implement clock divider to universal shift register...

Shift register uses too many logic elements...

Verilog Shift Register interface to AVR...

Initializing a shift register...