Is default value required for a Verilog parameter declaration?...

Redirecting output of tcl proc to file and output (like tee) Part 2...