mipsdisassemblyriscvmars-simulatorrars-simulator
Is there a way to make MARS or RARS disassemble an instruction given in hex?
MARS & RARS contain a disassembler, but
- don't allow
.wordwithin.text - will only disassemble the
.textsection
Is there a way to get these simulators to disassemble an instruction from hex?
(The common online disassemblers also don't support RISC V!)
Solution
The following code sequence will make RARS/MARS disassemble from hex (RARS version here). The program can be edited to use other instructions as hex, and, after running the program, disassembly can be seen in the "Text Segment" column "Basic". The option for "Self-modifying code" must be enabled in the "Settings" menu.
.data
WStart:
.word 0x00052283 # as many instructions in hex or other here as will fit in the nop's below
.word 0xfae7d2e3
WEnd:
.text
main:
j next
CC0: # after running the program,
nop # find disassembly here in the "Basic" column of the "Text Segment" window
nop
nop
nop
nop
nop
nop
nop
nop
next:
la a0, WStart
la a1, WEnd
la a2, CC0
loop1:
lw t0, (a0)
sw t0, (a2)
addi a0, a0, 4
addi a2, a2, 4
bne a0, a1, loop1
li a7, 10
ecall
- Why LI becomes LBU opcode after MIPS assembler
- Use Python to simulate sending user input to SPIM
- MIPS Program that shows the lowest of 3 user-inputted integers, doesn't register negative numbers
- Usage of recursion with array in MIPS
- Determining the amount of stalls needed for MIPS program
- MIPS quicksort an array
- In shift left instruction, why is rt used as source register instead of rs?
- Understanding LW in MIPS
- What does lw and bne in this situation mean?
- Are data memory and instruction memory in data path L1 caches?
- reading and printing an integer in Qtspim
- How to check the Rest in a Floating point division in MIPS?
- Why does the Stack Pointer in MIPS Typically Start at 0x7FFFFFFC but not 0x80000000?
- How to free the heap memory in MIPS
- Cause register's value in MIPS32 architecture
- Mars MIPS Simulator not functioning, installation issues?
- How to load memory address without using pseudo-instructions?
- Implementing beq instruction to a simple control unit in logisim
- Validating User Integer Input in MIPS Assembly
- Is there a ruleset on when forwarding in MIPS takes place?
- How to set buttons and leds using addresses in mips assembly?
- MIPS pipeline avoids some data hazards by doing write-back in the first half cycle? Do other stages run in half-cycles?
- How to find signal values after an instruction is executed in a single-cycle 32-bit MIPS processor?
- MIPS Hello World program segfaults
- Correcting the output of "Tower of Hanoi MIPS"
- In a MIPS pipeline, will there be a stall in the pipeline if the next instruction overwites the register of the previous register?
- Is there a way to limit an integer value to a certain range without branching?
- How to store an unsigned 32-bit dword in MIPS
- Exact difference between mul and mulu
- What is the purpose of using $0 as destination in MIPS