How does one find non-conformance to a spec when both the RTL'ers and the verification engineers miss a particular spec feature?

I have some questions regarding IP verification.

Suppose if a particular design/functionality from an IP specification is missed both in the RTL and the verification plan (Coverage points), how would you identify this bug?

Since it hasn't been implemented in RTL(missed from SPEC), we cannot identify from code coverage.

Please throw some light on this.

Thanks

Solution

Someone should be comparing the verification plan against the top-level IP specification. For each point in the spec, the question "how do we show we met this requirement?" needs a good answer.

(If the feature in question is not in there, then the top-level spec needs fixing!)

Output not updated as expected
How to add all, except one file in iverilog command line instruction from a folder?
Verilog module not being called
Static vs. automatic tasks
Xilinx Vivado 2023 IP block design issue: Unable to connect output of RTL module to AXI GPIO output that is connected to LED
Why do I get a syntax error using the ternary operator with function calls?
Constraint to randomize such a way that consecutive 2 bits are set to 1, other bits are 0 for 16-bit variable
Verilog port mapping when a gate netlist module's vector ports instatantiated inside an rtl module have been split into each bit by P&R tool
What is the best practice to handle invalid or illegal combinations of inputs in a verilog module?
Verilog slice direction differs from VHDL
Systemverilog/Verilog VCP2000 “Syntax error. Unexpected token: class[_IDENTIFIER].”
Verilator, running simulator gives: Invalid argument
How to compile and run a single verilog file with Questa?
Use loop to access generated modules
Parity checker in verilog only calculates a result once
How to check signal drive strength?
Variable scope verilog: Why does $display inside the task print the global variable sig and not the local variable sig that was declared within task
Array of wire OR-reduction is wrong
Random constraints on array of structure elements
$dumpfile and $dumpvars not working in vscode. Error in terminal says requires SystemVerilog
How to select bits in expression?
D-type Flip Flop - Behavioral vs Gate-Level Modeling in Verilog, Timing of state transitions
What's the best way to tell if a bus contains a single x in Verilog?
Not getting the full Timing Report in Synthesis Report
Reducing OR not working as expected when bit slicing in a loop
SystemVerilog testbench: Making an array of logic with run-time determined width
Modules compiling to 0 gates
Why does blocking vs. non-blocking matter in this Verilog snippet?
How can I schedule multiple inputs into an instantiated SystemVerilog module?
How can I declare an output of a module to be a decimal number instead of a single bit?