Which path for the Modelsim environment variable

in order to run and use all modelsim commands like vcom, vsim etc. which enivronment variables are set in a windows system when NOT using the GUI to run those commands?

Solution

You need to put the binary path into PATH or call all commands with absolute paths.

SystemVerilog inheritance, aggregated classes and parent function call
Weak 'H', Pullup on inout bidirectional signal in simulation
Verilog always @(posedge clk) dosent work
SystemVerilog not reading data correctly
How to cast a macro using the streaming operator
How do i add a "for" loop in VHDL
How can I avoid glitches in behavioural vhdl code simulations?
-svinputport option in modelsim
$fopen returns the MCD, but the MCD does not work
Booth encode not working, simulation included
get dependencies of vhdl entity in modelsim
Modelsim displays unknown or garbage number in transcript
Verilog - Error: "Unresolved reference" when simulating
Why is Modelsim displaying "Error: MIF contains illegal character" when I try to simulate?
Reset modelsim editor to the default one
Illegal assignment: Cannot assign an unpacked type to a packed type
What is the reason for this error in ModelSim for my Verilog code? (string_literal.v(3): near ";": Syntax error.)
When I simulate my counter in Modelsim, the outputs are undefined
using xilinx cores in modelsim via .do file
ModelSim Install in Ubuntu 22.04
Warning: (vsim-7) Failed to open readmem file "mem_content_01.dat" in read mode
Strange error in ModelSim but not in Quartus?
Unable to compile Micron's DDR3 memory model in Modelsim
Priority case with for loop inside always_comb Procedural block gives error?
Use of $writememh in for loop
ModelSim error: Instantiation of 'OR' failed
Wrong output value in 8-bit ALU
Simulation mismatch when using shortreal + shortrealtobits + bitstoshortreal combination in modelsim tool
Verilog's display function is giving an incorrect output?
How to access signals in submodules with multiple modules?