Why does the counter in logisim add 2 a time
I'm trying to implement a mips cpu and using a counter to mark down the cycles of execution of the benchmark programes. you can see from the gif above, I'm trying to use a counter to count the total cycle of programe's execution, but when the counter reaches 9 it turned into b(hex) immediately, i thought it could be a noise to trigger this, but a and gate is connected to the clock port of the counter , so any noise would be erased by the and gate(i think) , and then I don't know what else can trigger this . so can anyone help? thank you for your time.
another thing, the counter skips 1 every 10 cycles
the Chinese in the label means total cycle count
and here is the big picture of the circit
the pink component is controller
the rom on the left is the instruction rom
the ram on the right is the data ram
It's wrong to think that an add gate can erase the niose(It cant)
just do this and the problem was solved
- Math.Sin() gives incorrect value
- How to run my python script when the sunOS is start booting
- Express-session: not resetting cookie expiration on each request
- Getting a stack overflow exception when normalizing a vector
- Edit default summary function in R gives error for multiple variables
- What was a For loop? Why isn't it needed in R?
- How to use download button in shiny and save results in various formats (csv, texte, pdf, spss...)?
- Why are there two assignment operators, `<-` and `->` in R?
- lm()$assign: what is it?
- How to get the value of list(...) in R and S functions
- Design matrix for MLM from library(lme4) with fixed and random effects
- how to generate elements not included in my sample
- Create a matrix with gradually changing values without a for loop
- Emacs ESS and S-plus ( S+ ) 8.1 compatability
- How to lag date-index in a time-series in R?
- Nonlinear regression in R / S
- Calling R from S-Plus?