What are PIP alternative in arachne-pnr?

While going through the router.cc the file of arcahne-pnr, I am unable to understand, how are the programmable interconnect pins PIPs routed? Does it seem PLL is representing the PIPs in the code? Could somebody help to make me clear, what corresponds to PIP in arachne-pnr? Thanks

Solution

They are called switches in the chip database, although I think the router expands this to its own structure.

Certainly nothing to do with PLL (phased locked loops) which are a clocking primitive.

SystemVerilog inheritance, aggregated classes and parent function call
When should I use a function over a procedure?
How to program Lattice iCE40 ultra with a microcontroller
How to test PS/2 device
VHDL Hierarchical Reference within/to Generate Statement(s)
Is it possible to tie ports high always high outside of top module?
Vivado Error: [DRC MDRV-1] Multiple Driver Nets
How to initialize contents of inferred Block RAM (BRAM) in Verilog
PCIe BAR access
IO placement is infeasible error in Vivado
Verilog module always going to default case when assigning value to input
Can SYSCLK be included in FPGA Xilinx vivado testbenches?
Quartus-FPGA: Disable Path Optimization
VHDL 10^x LUT With-Select
How to initialize coefficients of a large digital filter in Verilog?
Yosys optimizes away ring oscillator on ice40 FPGA
how to add python in xilinx vitis
Determine if a module in SystemVerilog is synthesizable
Verilog: mapping an memory array
pci_enable_device() fails after remove/rescan
Is it possible to restrict UDP packets being sent to an FPGA to a single host?
Module that converts ASCII to 7-segment display using FPGA
Should my PC recognize my Arty A7-100T FPGA?
VHDL: using rising_edge with normal signals
How many additions operation can be performed instead of single multiplication in FPGA?
FPGA Fancy flowing light, digital tube display?
What is "strictly control signal" and Why is its input unconstrained?
Is it possible to fill an array with a single operation?
Full Adder output always set to X
Verilog state machine state/next_state style