Chisel how to test only one package

In my src/main/scala I have two folders, let say A and B.

In src/test/scala, I have a folder for A and a folder for B.

I want to test only A but when I do

$ sbt "test:runMain A.TestMain"

I have the errors of B which make the compilation fail. I know there are problems in B but I just want to check A first.

How can I test or compile only one folder ?

Thanks !

Solution

I don't think there is a way to do this. But if you use scalatest to launch your tests instead of a main it's fairly easy. You can specify just the path you want with testOnly for example, from sbt command line

testOnly A.*

Or from the shell command line

sbt 'testOnly A.*'

In fact, with tests you can even specify specific tests within a test harness by using

sbt 'testOnly A.* -- -z "dog"'

(notes, the quoting is significant), you can run only those tests in package a that have the word dog in the test name

Is it good thing to use `reduce(_ ## _) ` for IndexedSeq to UInt conversion in Chisel?
How to propagate a value from a Module upwards
In FPGA, why counter with full adder raw implementation have better clock performance than infered addition '+'?
How to parametrized vector of registers in chisel
Variable sized type in Chisel
Using Chisel Submodule within another Module: Cannot assign variables to the io input
Examples in Chisel that make use of MuxCase
sbt test does not work and all the tests fail
How to export TileLink node to LazyModule's output and generate respective verilog file
Rocket Chip - Access Exception on Page Table Walk
Using subrepo for Chisel project errs
Chisel : When-otherwise clause not working in function definition
Serializer in Chisel: Register printf dont seem to make sense
chisel 5.0.0-RC1 and chiseltest
How is data width determined for load/store instructions in Rocket Core?
Implementing a diplomatic AXI Stream interface in Chisel - BundleMap.cloneType error
Exposing Simulation-only behavior in Chisel3
Is there a simple example of how to generate verilog from Chisel3 module?
Can Record class be used to create RegInit?
using rocket chip(a library of chisel) to generate a axi4crossbar in verilog language
Providing a simulation model for a chisel blackbox
Scala syntax question in Rocket-chip config.scala
Is Chisel Counter more than 32 bits possible?
Unable to get the RoCC accelerator built with the default Accumulator example for zed board
How to use the empty signal of the Queue?
How to publish Chisel package?
Where does dut in Chisel Test get defined? (About Scala syntax)
Initializing IO with a bundle in Chisel 3.5
Chisel how to test only one package
Chisel memory write mask