How do I identify the instruction stored LC-3
I know this is not a programming question but I am struggling to understand how to get the solution to this problem. I'm not sure how this is figured out and I can't find a explained solution.
The only change in the table is at address x3406. That tells us it was a store instruction as no other is capable of writing into memory.
The available store instructions are ST, STI and STR. ST uses a 9 bit signed offset from PC which is given as x3010 in the question and is therefore out of range. STI could work but we are not provided with a memory location usable for the indirect address. That leaves STR for which the encoding allows for a 6 bit offset so to make the address x3406 we need a base from x33E6 to x3427 which leaves only a single possibility: R4 for which the offset is 6.
The new value is xe373 which must have come from R2 since again that's the only option.
- Arm bootloader and kernel visualisation error
- Why does my data section appear twice in the compiled binary? Ubuntu, x86, nasm, gdb, readelf
- Referencing the contents of a memory location. (x86 addressing modes)
- How to detect if a binary number has a 0 in Decimal
- A hand-coded branch to a bounce bed was not taken but taken with debugger attached
- Why does the VMCS ES selector have a index of 0 instead of 3?
- What is the result of this Assembly program?
- Is it "too clever" for using LEA to load constant to register?
- How to get function Argument from Stack - Assembly
- Why do modern compilers prefer SSE over FPU for single floating-point operations
- simple adder array int value in RISC-V asm
- Assembly ADC (Add with carry) to C++
- Why does my conversion from LBA to CHS not work?
- Why does Clang do this optimization trick only from Sandy Bridge onward?
- Why does a call to a pointer to member function handle virtual functions even if the class has no virtual methods?
- nasm assembly linux timer or sleep
- Instruction FYL2XP1
- About ARMv8-A `SVC #0x0f0f` to machine code
- QtSPIM: Explanation for code shown without loading program
- Codemirror x86 assembly (Intel) syntax
- GCC generate Canary or not?
- Using the operand-size override prefix 0x66 for instruction alignment
- What happens with the Frame Pointer in the Stack, if the Stack Pointer enters a second, nested function?
- How to build .rodata string table when PIE is enabled?
- Intel x86_64 assembly compare signed double precision floats
- Why is 4x4 Matrix Multiplication in Eigen More Than Twice as Fast as 3x3?
- Power function in inline 64-bits Assembly on C++ Builder for floating points base
- Which is a better write barrier on x86: lock+addl or xchgl?
- Kernel worked in emu8086 but not in virtual box with floppy controller
- In my assembly exercise, the code works on one device but on another device, I get an error at the line mov al, [operation]