UVM macros- SVTEST/SVTEST_END

I read the following blog regarding axi driver: http://blog.verificationgentleman.com/2016/08/testing-uvm-drivers-part-2.html?showComment=1471877179631#c7809781639091671746

In this blog there are several uses in SVTEST/SVTEST_END macros. I can't find explenation regarding those macros.

Solution

I believe he is using a library called SVUNIT See http://www.agilesoc.com/open-source-projects/svunit/svunit-getting-started/

Output not updated as expected
Static vs. automatic tasks
Why do I get a syntax error using the ternary operator with function calls?
Constraint to randomize such a way that consecutive 2 bits are set to 1, other bits are 0 for 16-bit variable
Verilog port mapping when a gate netlist module's vector ports instatantiated inside an rtl module have been split into each bit by P&R tool
How to declare virtual interface with params in the top module (in the testbench)?
One IMP_PORT connected to multiple EXPORTS
Classes method execution and systemverilog regions
Systemverilog/Verilog VCP2000 “Syntax error. Unexpected token: class[_IDENTIFIER].”
Use loop to access generated modules
How to check signal drive strength?
Array of wire OR-reduction is wrong
SystemVerilog constraint for mapping between two 2D arrays
Random constraints on array of structure elements
$dumpfile and $dumpvars not working in vscode. Error in terminal says requires SystemVerilog
import constant dpi-c function in systemverilog
How to implement Summation equation in SystemVerilog constraints?
What's the best way to tell if a bus contains a single x in Verilog?
Reducing OR not working as expected when bit slicing in a loop
Why does "assign a = a/2" (inside a task) only cause a single value change?
stream operands require explicit typecast to be used as argument of system task/function
SystemVerilog testbench: Making an array of logic with run-time determined width
Why does blocking vs. non-blocking matter in this Verilog snippet?
How can I schedule multiple inputs into an instantiated SystemVerilog module?
How can I declare an output of a module to be a decimal number instead of a single bit?
T flip-flop using dataflow model
System Verilog: Biitwise coverage for multibit signal
Use if-generate structure to define two variations of a function, and call that function in the same tb
SystemVerilog inheritance, aggregated classes and parent function call
String triple quotes not getting accepted by simulators