Can I make a bus of buses in Xilinx ISE?

I know how to add a bus to wires in xilinx. Furthermore, I made a bus to another buses. Now I'm stuck with adding a bus tap correctly. How can I do it? Is this even possible?

Solution

Finally I heard that with Xilinx, it's impossible.

Xilinx Vivado 2023 IP block design issue: Unable to connect output of RTL module to AXI GPIO output that is connected to LED
Where to force xilinx ISE to use block-rams?
Is CRC Calculation Faster on Xilinx Alveo U280 FPGA Using a Custom Algorithm or a Lookup Table?
How to implement pipelined floating point accumulation in II=1 in Vitis/Vivado HLS?
Timing simulation in Vivado giving an error
Is it possible to tie ports high always high outside of top module?
How to fix [Common 17-1293] error in Xilinx Vivado?
How to initialize contents of inferred Block RAM (BRAM) in Verilog
Implementing hardware that divides an 8 bit number by 3 (11) in binary
Can SYSCLK be included in FPGA Xilinx vivado testbenches?
Isim not running
how to add python in xilinx vitis
Timing closure problems in FIFO
Xilinx Vivado schematic for if else statements
difference between Xilinx solarflare scaleout onlod, solarflare onload, and solarflare TCPDirect?
Inferring a True Dual Port RAM (Xilinx and Intel compatible) in Verilog
'case item is unreachable' in Vivado synthesis process
Why does the Inferred Latch error occur during the synthesis process?
What is the granularity of the AXI-ACE protocol?
Restricting Verilog parameters
Vitis HLS Pointer to Pointer is not supported for variable when initializing struct array
Vitis PetaLinux build cant fetch required files while building an application project
Address of a struct used to set MSI Base address, how does it work? (in Xilinx PCIe RC driver)
How To Convert .bit file to .bin
of_node_name_eq for device tree node label
using xilinx cores in modelsim via .do file
Add hwspinlock Linux Driver to Petalinux project
How to use XADC's GPIO on Xilinx KC705 FPGA
Need help in converting verilog module without input & output ports into synthesizable. Because module without input/output ports is not synthesizable
Windows driver API that enables multi-word read/write