Concatenating bits in VHDL

Question

How do you concatenate bits in VHDL? I'm trying to use the following code:

Case b0 & b1 & b2 & b3 is ...

and it throws an error

Thanks

Answer 1

The concatenation operator '&' is allowed on the right side of the signal assignment operator '<=', only