Good Practice (for FSMs): BUSY or IDLE

Let's consider state machines in VHDL that sit in some idle state until they're triggered to work for a while and end up in idle state again.

What is the better practice:

Include an IDLE signal to the outside world to signal "I can do stuff"
Include a BUSY signal to the outside world to signal "I can't do stuff right now"

Solution

I would recommend having a busy flag rather than an idle flag on interfaces between modules. This is the most common way to do it, and it is also marginally easier to interpret what "busy" means. Plus, most flow control signals go high rather than low to request a pause in the flow of data (full, empty, error, etc.), thus you could argue that having an "idle" or "ready" signal would be inconsistent.

That being said, this is like others have said not really important.

Procedure call through different packages in VHDL
How to form a Qualified Expression of an Array Type with a Single Element?
VHDL error, unsigned on the LHS and RHS of assignment
Converting 8 bit binary to BCD value
Generate random values in VHDL function
VHDL Type Conversion Error: cannot convert type "universal_integer" to type "MemoryArray"
Port mapping only working in some entities
VHDL compiler exiting error
Vivado VHDL: attribute 'stable not implemented
VHDL signal not assigned in every case statement
Error when trying to read binary file in VHDL
Mismatch between behavioral simulation and post-synthesis functional simulation in vivado
What is the utility of a "clock'event" if the sensitivity list has a single signal and is tested at 1?
Why am I not able to write to/read from custom AXI lite peripheral's registers
Verilog slice direction differs from VHDL
My counter "4-digit BCD Counter" does not work well!
With the MESI protocol, a write hit also stalls the processor, right?
Compiling VHDL file with ```ghdl -a``` encountered error ```ghdl:error: installation problem: ghdl1-llvm not found```
VHDL if statement precedence
Generate read-address and write address for zig-zag scan of NxN matrix
Where to force xilinx ISE to use block-rams?
FPGA efficient (a)synchronous resets
Can an embedded configuration be used for an instance inside a generate?
Weak 'H', Pullup on inout bidirectional signal in simulation
VHDL Coding .. conversion from integer to bit_vector
Viterbi Decoder VHDL project
Timing simulation in Vivado giving an error
When should I use a function over a procedure?
VHDL-2008 to_01 conversion
Uninitialized signal value for unknown reason